\$\$\$\$\$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$\$\$\$ \$\$\$\$\$\$\$\$\$\$\$	YYY YYY YYY YYY	\$		00000000 00000000 00000000	AAAAAAA AAAAAAA AAAAAAA
\$\$\$ \$\$\$	<b>777 777</b>	SSS SSS	LLL	000 000	AAA AAA
\$\$\$	777 777	\$\$\$ \$\$\$		000 000	AAA
\$\$\$	AAA AAA	SSS	LLL	000 000	AAA AAA
SSS SSS	<b>777 777</b>	SSS SSS		000 000	AAA AAA
\$\$\$\$\$\$\$\$\$	'''	SSSSSSSS	LLL	000 000	AAA AAA
SSSSSSSS	YYY	\$\$\$\$\$\$\$\$	LLL	000 000	AAA AAA
\$\$\$\$\$\$\$\$\$ \$\$\$	Y Y Y	\$\$\$\$\$\$\$\$\$		000 000	AAA
\$\$\$ \$\$\$	YYY	\$\$\$ \$\$\$		000 000 000 000	
SSS	777	SSS	LLL	000 000	
\$\$\$ \$\$\$	<b>777</b>	\$55	LLL	000 000	AAA AAA
\$\$\$ \$\$\$	YYY	\$\$\$ \$\$\$		000 000 000 000	AAA AAA
SSSSSSSSSS	<b>Y Y Y</b>	SSSSSSSSSS	iiiilll	00000000	AAA AAA
\$\$\$\$\$\$\$\$\$\$\$\$	YYY	\$\$\$\$\$\$\$\$\$\$\$\$		00000000	AAA AAA
\$\$\$\$\$\$\$\$\$\$\$\$	444	\$\$\$\$\$\$\$\$\$\$\$		00000000	AAA AAA

\_\$2

MM MM MMMM MMMM MMMM MMMMM MM MM MM MM MM	CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	77777777 77777777 77 77 77 77 77 77 77	99999 999999 99 99 99 99 99 99 9999999 99	000000 000000 00 00 00 0000 00 00 00 00 00	••••
\$	DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD					

Version: 'V04-000'

COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.

THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY TRANSFERRED.

THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION.

DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.

f FACILITY: VAX/VMS CPU-dependent Code Macro Libraries

ABSTRACT:

\*\*\*\*\*\*\*\*\*\*

{++

This file contains the SDL source for 11/790 machine check frame definitions.

**ENVIRONMENT:** 

n/a

AUTHOR: Wayne Cardoza CREATION DATE: 01-Nov-1982

MODIFIED BY:

V03-011 WMC0008 Wayne Cardoza 23-Jul-1984 Still more spec changes.

V03-010 WMC0007 Wayne Cardoza 08-Jul-1984 Assorted spec changes.

V03-009 WMC0006 Wayne Cardoza 30-May-1983

watuuub wayne tardoza 50-may-1985 Minor changes and corrections.

V03-008 WMC0005 Wayne Cardoza 22-FEB-1983

	Spec changes to MSTAT1, MSTAT2, MDECC	
v03-007	WMC0004 Wayne Cardoza Rearrange EHSR	08-feb-1983
v03 <b>-</b> 006	WMC0003 Wayne Cardoza Separate PAMM code from cache bit	20-Dec-1982
v03-005	WMC0002 Wayne Cardoza Add the VMS type code definitions.	24-Nov-1982
<b>v</b> 03-004	WMCOOO1 Wayne Cardoza Changes to MDECC, MSTAT1	14-Nov-1982

```
module $MCF790DEF:
aggregate MCF790 structure prefix MCF790$;
SIZE longword unsigned; /*
EHSR_OVERLAY union; /* error h
                                                  /* size in bytes of frame
                                       /* error handling status register
         SBIA_ERR bitfield mask; /* SBIA error summary included MBOX_1D bitfield mask; /* MBOX_1D error included end EHSR_BITS_1; end EHSR_DVERLAY_T;
               TRAP_VEC_bitfield mask length 8; /* trap vector FILLT bitfield length 1 fill prefix MCF790 tag $$;
              AUTO_SHUT bitfield mask; /* Severe error flag MEAR_SAV bitfield mask; /* meaningful to mick [CS_Bitfield_mask; /* ICS_correction]
                                               /* meaningful to microcode
                                               /* IDRAM correction
               IDRAM bitfield mask:
               FDRAM bitfield mask;
                                               /* FDRAM correction
               FBACS bitfield mask:
                                               /* FBACS correction
                                               /* FBMCS correction
               FBMCS bitfield mask:
               IBOX GPR bitfield mask:
                                               /* IBOX GPR correction
              EBOX_SPBA bitfield mask;
EBOX_SPAB bitfield mask;
FBOX_SP bitfield mask;
                                               /* EBOX SP B to A
                                               /* EBOX SP A to B
                                               /* FBOX SP correction
               FBOX bitfield mask;
                                               /* FBOX service
               VMS_ENT bitfield mask:
                                               /* VMS entered
                                               /* EHM entered
               EHM_ENT bitfield mask:
               MBOX bitfield mask:
                                               /* MBOX service
          end EHSR_BITS:
     end EHSR_OVERLAY;
     EVMQSAV Tongword unsigned: /* virtual address - EBOX port requests
     EBCS_OVERLAY union;
                                       /* EBOX control status register
          EBCS longword unsigned; /* entire register EBCS_BITS structure;
              EBCS_OVERLAY_1 union;
EBCS_BITS_2 structure;
FILL2 bitfield fill prefix MCF790 tag $$;
                         IO_RD bitfield mask;
                                                            /* IO read abort
                         MEM_WRT bitfield mask;
                                                            /* memory write abort
                         STA_MOD bitfield mask;
                                                            /* state modified abort
                         EB_ABT bitfield mask;
                                                            /* EBOX abort
                         FIEL3 bitfield length 3 fill prefix MCF790 tag $$;
                         WBUS CHK bitfield mask;
EDP_PE bitfield mask;
                                                            /* WBUS to EDP error
                                                            /* EBOX data path parity error
                         USTR_PE bitfield mask;
                                                            /* EBOX microstack
                         ECS_PE bitfield mask;
                                                            /* EBOX control store
                         EMCR_PE bitfield mask
                                                            /* ĒBOX memory control RAM
                         IBOX_ERR bitfield mask;
MBOX_INT bitfield mask;
                                                            /* IBOX hardware error
                                                            /* MBOX interrupt request
```

```
MBOX_FE bitfield mask;
                                                    /* MBOX fatal error
              end EBCS_BITS_2;
EBCS_BITS_3 structure;
FILL2A bitfield fill prefix MCF790 tag $$;
                   ABORTS bitfield mask length 4; FILL3A bitfield length 3 fill prefix MCF790 tag $$;
         DIAG_ERR bitfield mask; /* diagnostic end EBCS_BITS_3; end EBCS_OVERLAY_T; fILL4_biffield_length 4 fill_prefix MCF790 tag $$;
                                                   /* diagnostic error flag
         PME bitfield mask;
                                           /* performance measurement enable
         FILL5 bitfield length 6 fill prefix MCF790 tag $$;
         ICS_Ef bitfield mask;
                                          /* IBOX control store error
         IDRĀM_EF bitfield mask;
                                           /* IBOX dispatch RAM error
         FBMCS_EF bitfield mask;
FBACS_EF bitfield mask;
FDRAM_EF bitfield mask;
                                          /* FBOX FBM control store error
                                          /* FBOX FBA control store error
                                           /* FBOX dispatch RAM error
    end EBCS BITS:
end EBCS_OVERLAY;
EDPSR OVERLAY union;
                                /* EBOX data path status register
    EDPSR longword unsigned:/* entire register
    EDPSR BITS structure;
         B_RAM_PE bitfield mask:
                                           /* scratchpad to BMUX error
         A WBUS PE bitfield mask:
                                           /* WBUS to AMUX error
         A RAM PE bitfield mask:
                                           /* scratchpad to AMUX error
         OPER CHK bitfield mask: /* operand parity error FILL51 bitfield fill prefix MCF790 tag $$;
         RSLT_CHK bitfield mask;
                                           /* result parity error
         B OPBUS bitfield mask;
                                           /* OPBUS to BMUX error
         B_WBUS bitfield mask:
                                           /* WBUS to BMUX error
         EDP MISC bitfield mask; /* misc source parity error FILE6 bitfield length 2 fill prefix MCF790 tag $$;
         WREG bitfield mask:
                                           /* W register parity error
         VMQ_BYTE bitfield mask length 4; /* VMQ byte in error
         FILE7 bitfield length 8 fill prefix MCF790 tag $$;
         AMX_BYTE bitfield mask length 4; /* AMUX byte in error BMX_BYTE bitfield mask length 4; /* BMUX byte in error
    end EDPSR BITS:
end EDPSR OVERLAY:
CSLINT OVERLAY union:
                                 /* console/interrupt register
    CSEINT longword unsigned; /* entire register
    CSLINT BITS structure:
         CADR bitfield mask length 6; /* console bus address
         CWRT bitfield mask:
                                           /* console bus write
         CCLK bitfield mask;
                                           /* console bus clock
         CDAT bitfield mask length 8; /* console bus data
         IPR bitfield mask length 4; /* interrupt priority request level
          INT_SRC bitfield mask:
                                           /* IPR due to internal source
         IOA bitfield mask length 2; /* I/O adapter with highest IPR
         CSL_TTX bitfield mask;
                                           /* console terminal transmit
         CSL_TRX bitfield mask;
CSL_RL bitfield mask;
INT_TMR bitfield mask;
                                           /* console terminal receive
                                           /* console RL
                                           /* interval timer interrupt
         INT_MBOX bitfield mask:
                                          /* MBOX interrupt
         CPU_PF bitfield mask;
                                          /* CPU powerfail interrupt
         CSL_HP bitfield mask:
                                          /* console halt pending
```

```
end CSLINT BITS:
end CSLINT_OVERLAY:
IBESR OVEREAY union:
                                           /* IBOX error/status register
       IBESR longword unsigned: /* entire register
       IBESR_BITS structure:
            FILL8 bitfield length 8 fill prefix MCF790 tag $$;
            UOP_SEL bitfield mask length 2: /* OP BUS data source
                                                        /* OP BUS source was IMD
             SRC_IMD bitfield mask:
            UTPR bitfield mask length 3; /* processor port causing microtrap FILL9 bitfield length 7 fill prefix MCF790 tag $$;
             ICS_PE bitfield mask:
                                                         /* IBOX control store parity error
             IDRĀM PE bitfield mask;
IAMUX PE bitfield mask;
                                                         /* DRAM
                                                         /* AMUX whren GPR selected
             RLOG_PE bitfield mask;
                                                         /* unwinding RLOG
             IBUF PE bitfield mask; IBMUX PE bitfield mask;
                                                         /* error on byte-1, byte-0, or R-mode finder
                                                         /* output of ALU BMUX
             RSV_MODE bitfield mask;
                                                         /* reserved mode
             IWBUS_PE bitfield mask;
                                                         /* WBUS error detected by IBOX
             IAMUX_EC bitfield mask length 2; /*
      end IBESR_BITS:
end IBESR_OVERLAY;
EBXWD1 longword unsigned;
                                            /* EBOX write data ]
EBXWD2 longword unsigned;
                                            /* EBOX write data 2
IVASAV longword unsigned;
                                            /* virtual address for OP port requests
VIBASAV longword unsigned;
                                          /* virtual address of next IBUF port request
ESASAV longword unsigned;
                                            /* PC during EBOX execution and result storage
ISASAV longword unsigned;
                                            /* PC of instruction OP port working on
CPC Longword unsigned; /* PC
MSTAT1 OVERLAY union; /* MBO
MSTAT1 longword unsigned;
MSTAT1 BITS structure;
CSH_DAT_BW bitfield mask;
ARR_CYCL bitfield mask;
                                            /* PC of instruction evaluated in IBUFFER
                                            /* MBOX status register 1
                                                        /* entire register
                                                        /* datapath parity error on byte write
                                                         /* error detectod on array refill to cache
             CSH_ERR bitfield mask;
                                                         /* indicates which cache had the error
            CSH_DAT_NBW bitfield mask; /* datapath parity error, non byte write WRT_DAT_PE bitfield mask length 4; /* MDBUS parity error on write data TB_TAG_PE bitfield mask; /* error on address tag
TB_A_PE bitfield mask; /* error on PTE
TB_B_PE bitfield mask; /* error on PTE
            TB_VAL_PE bitfield mask; /* error in valid bit CSH_HIT bitfield mask length 4: /* cache hit/miss history AB_ADPT bitfield mask length 2: /* ABUS adapter in error
           AB_CYCL bitfie'd mask; /* ABUS cycle in error
AB_ADR PE bitfield mask; /* ABUS physical addres
AB_CM_PE bitfield mask; /* ABUS cntrl/mask pari
AB_DAT_PE bitfield mask; /* ABUS data parity err
CPR_PE_A bitfield mask; /* cycle parameter RAM
CPR_PE_B bitfield mask; /* cycle parameter RAM
WDCRT bitfield mask length 2; /* longword in error
CYCLE TYP bitfield mask length 4: /* MBOX cycle type
                                                        /* ABUS physical address in error /* ABUS chirl/mask parity error
                                                        /* ABUS data parity error
                                                         /* cycle parameter RAM error (A)
                                                        /* cycle parameter RAM error (B)
            CYCLE_TYP bitfield mask length 4; /* MBOX cycle type DEST_CP bitfield mask length 2; /* port being serviced
      end MSTAT1_BITS;
end MSTAT1 OVERLAY;
MSTAT2 OVERLAY union; /* MBOX status regis:
MSTAT2 longword unsigned; /* en*ire register
MSTAT2_BITS structure;
                                           /* MBOX status register 2
```

```
FILL95 bitfield length 1 fill prefix MCF790 tag $$;
           MBOX_LCK bitfield mask;
                                                 /* error while lock asserted
           CP 10 BUF bitfield mask:
                                                 /* error on CPU to IO request
           NXM bitfield mask;
                                                 /* non-existent memory
          CSH_W bitfield mask,
CSH_TAG_W bitfield mask; /* error in cache tag
CSH_TAG_PE bitfield mask; /* error in cache tag
MUL_ERR_bitfield mask; /* multiple MBOX errors
SBIA_STAT bitfield mask length 6; /* SBIA diagnostic status
AB_REN_DAT_bitfield mask; /* ABUS bad data flag received
/* CRIA_error was on (P byte wr
           CSH_W bitfield mask;
                                                 /* selected cache entry was modified
                                                 /* SBIA error was on CP byte write
           PAMM DATA bitfield mask length 4; /* PAMM code
                                                /* PAMM cache disable bit
           PAMM_CACHE bitfield mask;
      end MSTAT2_BITS:
end MSTAT2_OVERLAY:
MDECC_OVEREAY union;
                                     /* MBOX data ECC register
     MDECC_BITS structure; /* entire register
           ECC_DIAG bitfield mask length 8; /* force errors FILE115 bitfield length 1 fill prefix MCF790 tag $$;
           SYNDRM bitfield mask length 6; /* error data syndrome
           PAR INV bitfield mask; /* indicates parity is being inverted FILE11 bitfield length 3 fill prefix MCF790 tag $$;
           ADR_PE bitfield mask:
                                                /* data address parity error
           DBL_BIT bitfield mask:
                                                 /* double bit error
           SNG_ERR bitfield mask;
                                                 /* single bit error
/* bad data flag
           BAD_DATA bitfield mask;
DATA MUL bitfield mask;
end MDECC BITS;
end MDECC OVERLAY;
MERG longword unsigned; /*!
                                                 /* multiple errors
                                      /* MBOX error generator register
CSHCTL_OVERLAY union;
                                     /* MBOX cache control register
     CSACTL longword unsigned; /* entire register
     CSHCTL_BITS structure;
           CSA_O_ENB bitfield mask;
                                                 /* cache O enable
           CSH_1_ENB bitfield mask;
                                                 /* cache 1 enable
           FRC_HIT bitfield mask:
                                                 /* force cache hit
           FRC_MISS bitfield mask;
                                                 /* force cache miss
     end CSHCTL_BITS;
end CSHCTL_OVERLAY;
MEDR longword unsigned;
                                      /* data word used during error
                                     /* physical address in latch during error
/* FBOX error register
MEAR longword unsigned;
FBXERR_OVERLAY union:
     FBXERR longword unsigned; FBXERR_BITS structure;
                                                 /* entire register
           FBOX_ERR bitfield; /* There is an error - rest of bits valid FILLT2 bitfield length 1 fill prefix MCF790 tag $5;
          TEST bitfield mask; /* error during self test FILL13 bitfield length 11 fill prefix MCF790 tag $$; DATA TYP bitfield mask length 2; /* data type during error FILL14 bitfield length 1 fill prefix MCF790 tag $$;
           FBOX_GPR bitfield mask;
                                                /* error reading scratchpad
           fBOX_SLF bitfield mask:
                                                 /* error during self test
                                                /* DRAM parity error
           FBOX_DRAM bitfield mask;
           FBOX_FBA_CS bitfield mask; /* error in adder control store
           FBOX_FBM_CS bitfield mask: /* error in multiplier control store
```

```
end FBXERR_BITS;
end FBXERR_OVERLAY;
     CSES longword unsigned;
                                            /* control store error status register
     PC longword unsigned; PSL longword unsigned;
                                            /* MBOX cycle types
     constant(
          NOP,
READ_REG,
WRITE_REG,
WRITE_BAK,
ABUS_WRT,
DATA_COR,
CLR_EROR,
                                                       /* read register
                                                       /* write register
                                                       /* write back
                                                       /* ABUS array write /* data correction
                                                       /* clear cache
           TB_PROBE,
                                                       /* TB probe
/* ABUS
           ABUS.
          ABUS,

CP REFL,

INVAL TB,

TB_CYCLE,

(P_BYT_WRT,

CP_WRT,

CP_READ,

ABUS_REFL
                                                       /* CP refill
                                                       /* invalidate TB
                                                       /* TB cycle
/* CP byte write
                                                       /* CP write
                                                       /* CP read
                                                       /* ABUS refill
     ) equals 0 increment 1 prefix MCF790 tag $C;
                                            /* DEST CP (port) codes
     constant(
          IBF_PORT_O,
OP_PORT,
EBOX_PORT,
IBF_PORT_3
                                                       /* IBUF port
/* OP fetch port
                                                       /* EBOX port
                                                       /* IBUF port
     ) equals 0 increment 1 prefix MCF790 tag $C:
                                            /* VMS machine check service codes
     constant(
           FBOX.
                                                       /* FBOX
           EBOX.
                                                       /* EBOX
           IBOX.
                                                       /* IBOX
           MBOX FE
                                                       /* MBOX fatal error
     ) equals 1 increment 1 prefix MCF790 tag $C;
end MCF790;
end_module $MCF790DEF;
```

EQUIPMENT CORPORATION AH-BT13A-SE DIGITAL 0391 VAX/VMS V4.0 PROPRIETARY CONFIDENTIAL AND I BE LIBERTA Till Ser. b Hose Sections Market Service 1-22 - 100 at 10 ÅD NR Total F MARK SHIPMON 

AMERICAN.

I E MAN

I We

180 (20)

M. I

Chicken